Exploring Partial Reconfiguration for Mitigating SEU faults in SRAM-Based FPGAs
نویسندگان
چکیده
The Reconfiguration for Reliability: Application of partial reconfiguration, exploiting the benefits of on-line fault detection to identify the occurrence of a SEU; such information is used to localize the portion of the FPGA to be re-configured to recover from the error by dynamically performing partial reconfiguration. All information on fault localization and the part to be re-configured are computed at design time, and stored in an opportunely hardened memory, to be used when, and if, a fault occurs.
منابع مشابه
Dynamic Partial based Single Event Upset (SEU) Injection Platform on FPGA
SRAM based FPGAs are attracting considerable interest especially in aerospace applications due to their high reconfigurability, low cost and availability. However, these devices are strongly susceptible to space radiation effects which are able to cause unwanted single event upsets (SEUs) in the configuration memory. In order to mitigate the SEU effects, various methods have been investigated i...
متن کاملImproving the Soft-error Tolerability of a Soft-core Processor on an FPGA using Triple Modular Redundancy and Partial Reconfiguration
SRAM-based field programmable gate arrays (FPGAs) are vulnerable to a single event upset (SEU), which can be induced by radiation effects. Although an FPGA is susceptible to SEUs, these faults can be corrected as a result of its reconfigurability. In this work, we propose techniques for SEU mitigation and recovery of a soft-core processor using triple modular redundancy (TMR) and partial reconf...
متن کاملDesign Methodologies for Tolerating Cell and Interconnect Faults in FPGAs
The very high levels of integration and submicron device sizes used in current and emerging VLSI technologies for FPGAs lead to higher occurrences of defects and operational faults. Thus, there is a critical need for fault tolerance and reconfiguration techniques for FPGAs to increase chip yields (with factory reconfiguration) and/or system reliability (with field reconfiguration). We first pro...
متن کاملMethodologies for Tolerating Cell and Interconnect Faults in FPGAs
The very high levels of integration and submicron device sizes used in current and emerging VLSI technologies for FPGAs lead to higher occurrences of defects and operational faults. Thus, there is a critical need for fault tolerance and reconfiguration techniques for FPGAs to increase chip yields (with factory reconfiguration) and/or system reliability (with field reconfiguration). We first pro...
متن کاملSEU Mitigation Testing of Xilinx Virtex II FPGAs
SRAM-based reconfigurable programmable logic is widely used in commercial applications and occasionally used in space flight applications because of its susceptibility to singleevent upset (SEU). Upset detection and mitigation schemes have been tested on the Xilinx Virtex II X-2V1000 in heavy-ion and proton irradiation to control the accumulation of SEUs and to mitigate their effects on the int...
متن کامل